

# \* Adders:

- Most basic arithmetic operation is the addition of two binary digits.

- Binary Addition:  $\left\{ \begin{array}{l} 0+0=0 \\ 0+1=1 \\ 1+0=1 \\ 1+1=0, \text{ with carry } 1 \end{array} \right.$

4 possible operations  $\rightarrow$


- Adders are of 2 types: Half-Adder & Full Adder

## Half-Adder:

• Half adder is a combinational ckt that performs the addition of two bits.

Step 1: No. of i/p's = 2  $x, y$   
No. of o/p's = 2  $S, C$   
 $\downarrow$  sum  $\rightarrow$  carry

Step 2: Truth table





x	y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Step 3: Boolean expressions

$$s = xy' + x'y = x \oplus y$$

$$c = xy$$

Step 4: Logic diagram




Full Adder:

- Full adder is a combinational circuit that performs the addition of three bits (two significant bits and previous carry).

Step 1: No. of i/ps = 3 ;  $x, y, z$  (or)  $A, B, C$  in

No. of o/ps = 2 ;  $S, C$





Step 2: Truth Table

Inputs			sum	Carry
x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Step 3: Boolean expressions

K-map 3 variable

x \ yz	00	01	11	10
0		1		1
1	1		1	1

$$s = x'y'z + x'yz' + xy'z' + xyz$$

$$= x \oplus y \oplus z$$


K-Map for s

x \ yz	00	01	11	10
0			1	
1		1	1	1

$$c = yz + xz + xy$$

K-Map for c

Step 4: logic diagram



Implementation of Full Adder using Half Adder:

WKT For full adder,

$$S = x'y'z + x'yz' + xy'z' + xyz$$



$$= x \oplus y \oplus z$$

$$C = x'yz + xy'z + \underline{xyz' + xyz}$$

$$= z(x'y + xy') + xy(z + z')$$

$$= z(x \oplus y) + xy$$






A half-adder can also be realized in universal logic by using either only NAND gates or only NOR gates as shown in Figures 4.4 and 4.5 respectively.

**NAND logic**

$$\begin{aligned}
 S &= A\bar{B} + \bar{A}B = A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B} \\
 &= A(\bar{A} + \bar{B}) + B(\bar{A} + \bar{B}) \\
 &= A \cdot \overline{AB} + B \cdot \overline{AB} \\
 &= \overline{A \cdot AB \cdot B \cdot AB} \\
 C &= AB = \overline{\overline{AB}}
 \end{aligned}$$




**Figure 4.4** Logic diagram of a half-adder using only 2-input NAND gates.

**NOR logic**

$$\begin{aligned}
 S &= A\bar{B} + \bar{A}B = A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B} \\
 &= A(\bar{A} + \bar{B}) + B(\bar{A} + \bar{B})
 \end{aligned}$$

$$\begin{aligned}
 &= (A + B)(\bar{A} + \bar{B}) \\
 &= \overline{\overline{A + B + \bar{A} + \bar{B}}} \\
 C = AB &= \overline{\overline{AB}} = \overline{\overline{A + B}}
 \end{aligned}$$



**Figure 4.5** Logic diagram of a half-adder using only 2-input NOR gates.

*NAND logic*

We know that

$$A \oplus B = \overline{\overline{A \cdot AB} \cdot \overline{B \cdot AB}}$$

Then

$$S = A \oplus B \oplus C_{in} = \overline{\overline{(A \oplus B) \cdot (A \oplus B)C_{in}} \cdot \overline{C_{in} \cdot (A \oplus B)C_{in}}}$$



$$C_{out} = C_{in}(A \oplus B) + AB = \overline{\overline{C_{in}(A \oplus B)} \cdot \overline{AB}}$$




Figure 4.9 Sum and carry bits of a full-adder using AOI logic.




Figure 4.10 Logic diagram of a full-adder using only 2-input NAND gates.

### NOR logic

We know that

$$A \oplus B = \overline{(A + B) + \overline{A} + \overline{B}}$$

Then

$$S = A \oplus B \oplus C_{in} = \overline{\overline{(A \oplus B) + C_{in}} + \overline{(A \oplus B) + C_{in}}}$$

$$C_{out} = AB + C_{in}(A \oplus B) = \overline{\overline{A} + \overline{B} + \overline{C_{in} + A \oplus B}}$$




Figure 4.11 Logic diagram of a full-adder using only 2-input NOR gates.