

Half subtractor:

①


Half subtractor is a combinational ckt used to get the difference b/w two single bit nos.

Step 1: No. of i/ps = 2 x, y

No. of o/ps = 2 D, B
 ↓ ↓
 diff borrow

Step 2: Truth Table

x	y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0






Step 3: Boolean expressions

$$D = x'y + xy' = x \oplus y$$

$$B = x'y$$


Step 4: Logic diagram



* Full Subtractor:

• Full subtractor is a combinational ckt used to perform subtraction of 3 bits.

Step 1:



Step 2: Truth Table

x	y	z	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Step 3: K-Map - 3 variable

K-Map for D

$x \backslash yz$	00	01	11	10
0		1		1
1	1		1	

$$D = x y' z' + x' y' z + x y z + x' y z'$$


$$= x \oplus y \oplus z$$

K-Map for B

$x \backslash yz$	00	01	11	10
0		1	1	1
1			1	

$$B = x' z + x' y + y z$$

Q4: logic diagram



Implementation of Full subtractor using Half

Subtractor:

WKT For full subtractor,

$$D = xy'z' + x'y'z + xyz + x'yz'$$

$$= \cancel{xy'z'} + \cancel{xyz} + x \oplus y \oplus z$$

and $B = x'z + x'y + yz$


$$= x'(y+y')z + x'y(z+z') + (x+x')yz$$

$$= \underline{x'y}z + x'y'z + \underline{x'y}z + x'yz' + xyz + \underline{x'yz}$$


$$= \underline{x'y}z + x'y'z + x'yz' + xyz$$

$$= x'y(z+z') + z(xy + x'y')$$

$$= x'y + z(\overline{x \oplus y})$$



(OR)



A half-subtractor can also be realized using universal logic—either using only NAND gates or using only NOR gates—as shown in Figures 4.14 and 4.15 respectively.

NAND logic

$$d = A \oplus B = \overline{\overline{A \cdot \overline{AB}} \cdot \overline{B \cdot \overline{AB}}}$$

$$b = \overline{AB} = B(\overline{A} + \overline{B}) = B(\overline{AB}) = \overline{\overline{B \cdot \overline{AB}}}$$




Figure 4.14 Logic diagram of a half-subtractor using only 2-input NAND gates.

NOR logic

$$d = A \oplus B = A\overline{B} + \overline{A}B = A\overline{B} + B\overline{B} + \overline{A}B + A\overline{A}$$

$$= \overline{B}(A + B) + \overline{A}(A + B) = \overline{\overline{B + A + B + A + A + B}}$$

$$d = \overline{AB} = \overline{A}(A + B) = \overline{\overline{\overline{A}(A + B)}} = \overline{A + (A + B)}$$




Figure 4.15 Logic diagram of a half-subtractor using only 2-input NOR gates.

The full subtractor can also be realized in universal logic using either only NAND gates or only NOR gates as shown in Figures 4.18 and 4.19 respectively.

NAND logic

$$d = A \oplus B \oplus b_i = \overline{\overline{(A \oplus B) \oplus b_i}} = \overline{\overline{(A \oplus B)(A \oplus B)b_i} \cdot \overline{b_i(A \oplus B)b_i}}$$

$$b = \overline{AB} + b_i(\overline{A \oplus B}) = \overline{AB} + b_i(\overline{A \oplus B})$$

$$= \overline{AB} \cdot \overline{b_i(A \oplus B)} = \overline{B(\overline{A} + \overline{B}) \cdot b_i(b_i + (A \oplus B))}$$

$$= \overline{B \cdot \overline{AB} \cdot b_i[b_i \cdot (A \oplus B)]}$$




Figure 4.18 Logic diagram of a full-subtractor using only 2-input NAND gates.

NOR logic

$$d = A \oplus B \oplus b_i = \overline{\overline{(A \oplus B) \oplus b_i}}$$

$$= \overline{(A \oplus B)b_i + (A \oplus B)\overline{b_i}}$$

$$= \overline{[(A \oplus B) + (A \oplus B)\overline{b_i}][b_i + (A \oplus B)\overline{b_i}]}$$

$$\begin{aligned}
 &= \overline{\overline{(A \oplus B)} + \overline{(A \oplus B)} + b_i + b_i + (A \oplus B) + b_i} \\
 &= \overline{\overline{(A \oplus B)} + \overline{(A \oplus B)} + b_i + b_i + (A \oplus B) + b_i} \\
 b &= \overline{\overline{A}B} + b_i \overline{(A \oplus B)} \\
 &= \overline{\overline{A}(A + B) + (A \oplus B)[(A \oplus B) + b_i]} \\
 &= \overline{A + (A + B) + (A \oplus B) + (A \oplus B) + b_i}
 \end{aligned}$$




Figure 4.19 Logic diagram of a full subtractor using only 2-input NOR gates.