


\* Sequential Circuits:

- Sequential circuits are combinational ckt's with memory.
- In sequential ckt's, the present o/p depends on the present i/p as well as previous o/p (Present state)



- Memory elements are storage elements are connected to form a feed back path
- storage elements are devices capable of storing binary informations
- The information stored in sequential circuit represents present state
- The present state & present i/p's will define o/p & next state

Sequential ckt's - 2 types

- Synchronous
- asynchronous

## Synchronous Sequential Circuits

- A synchronous circuit is a digital circuit in which the changes in the state of memory elements are synchronized by a CLK signal
- ~~Stored~~<sup>ase</sup> elements used in clocked sequential ckt. are called flip flops & ~~latches~~

## Asynchronous Sequential Circuits

- An asynchronous sequential ckt or self-timed ckt is a sequential digital ckt which is not governed by a CLK circuit. i.e., the state of the device can change at any time in response to changing i/p. • Ex: latches

## Latches:

- Latches are basic storage elements that operate with signal levels (rather than signal transitions). They are called level-sensitive devices
- 1-bit storage device
- unclocked Flip flops

	Combinational CKTs	Sequential CKTs
→	o/p depends only on present i/p	o/p depends on both present i/p & present state
→	F/b path is not present	F/b path is present
→	Memory elements are not required	Memory elements are required
→	clock signal is not required	clock signal is required
→	Easy to design	Difficult to design

\* Definition of Flip-Flop:

- A flip-flop is the basic memory element used to store one bit of information
- It can store a 0 or a 1.
- The name flip-flop is because this circuit shifts back and forth b/w its two stable states upon application of proper i/p.
- n-flip flops are required for storing n bits of information
- A flip-flop is known more formally as a bistable multivibrator. It has 2 stable states.

Applications of flip flops:

- ① Used for data storage.
- ② a transfer of data
- ③ Counting
- ④ freq. division
- ⑤ parallel-to-serial data converter
- ⑥ Serial-to-parallel data converter

• Flip flops are edge-sensitive devices

## \* Definition of latch:

- An unlocked flip flop is called a latch.
- This name is because the o/p of the unlocked flip-flop latches onto a 1 or a 0 immediately after the flip is applied.
- A latch may be built by using two cross-coupled NOR gates or NAND gates.
- Latches are level-sensitive devices.


## S-R Latch:

S → set

R → Reset

- The SR latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates, and two flip-flops.

## SR latch with NAND gates:



logic diagram


NAND

A	B	o/p
0	0	1
0	1	1
1	0	1
1	1	0


anyone is 0 then o/p → 1

# Truth table


SR Flip Flop (4)




S	R	Q	Q̄
1	0	0	1 (Reset) (after S=1, R=0)
1	1	0	1 (No Change)
0	1	1	0 (Set)
1	1	1	0 (after S=0, R=1 No change)



0	0	1	X (forbidden)
0	1	1	1
1	0	0	0
1	0	0	0



# S-R latch with NOR gates:



NOR TT

A	B	O/P
0	0	1
0	1	0
1	0	0
1	1	0

any one i/p is 1 o/p is 0

S	R	Q	Q̄	
1	0	1	0	(set) $Q=1$
0	0	1	0	(after $S=1, R=0$ )
0	1	0	1	(Reset) $Q=0$
0	0	0	1	(after $S=0, R=1$ )
1	1	0	0	(forbidden)

### Latch

### Flip flop


- ① Latch doesn't require CLK signal
- ② level-sensitive device
- ③ Asynchronous device
- ④ less power required
- ⑤ Latch is based on enable signal

- ① Flip flop require CLK signal
- ② edge sensitive device
- ③ Synchronous device
- ④ More required
- ⑤ is based on CLK signal






\* SR latch with Enable i/p:  
 or Control i/p OR SR Flip flop (6)



EN	S	R	$Q_{n+1}$	$Q'_{n+1}$
0	X	X	No change $Q_n$ $Q'_n$	
1	0	0	$Q_n$ $Q'_n$ (No change)	
1	0	1	0	1 (Reset)
1	1	0	1	0 (Set)
1	1	1	1	1 (indeterminate) (forbidden)


EN	S	R	$Q_n$	$Q'_n$	$Q_{n+1}$	$Q'_{n+1}$
0	0	0	0	1	0	1 (No change)
0	0	0	1	0	1	0 (No change)
0	0	1	0	1	0	1 ( " )
0	0	1	1	0	1	0 ( " )
0	1	0	0	1	0	1 ( " )
0	1	0	1	0	1	0 ( " )
0	1	1	0	1	0	1 ( " )
0	1	1	1	0	1	0 ( " )

\* D latch:



En	D	$Q_{n+1}$	$Q'_{n+1}$
0	X	$Q_n$	$Q'_n$
1	0	0	1 (Reset)
1	1	1	0 (Set)

- when enable i/p is high, the o/p Q follows the i/p D and a low D i/p makes Q low (reset state) and a high D i/p makes Q high (set state). Therefore, a gated D latch is called a transparent latch.




## Drawback of SR FF:


(7)

The limitation with a S-R FF using NOR and NAND gate is the invalid state (indeterminate), when both inputs are high at the CLK pulse, it produces undesirable condition.

## JK Flipflop:




CLK	J	K	$Q_{n+1}$	$Q'_{n+1}$
↑	0	0	$Q_n$	$Q'_n$ (No change)
↑	0	1	0	1 (Reset)
↑	1	0	1	0 (Set)
↑	1	1	$Q'_n$	$Q_n$ (Toggle)



# JK Flip Flop:



(3)



CLK	J	K	$Q_n$	$Q'_n$	$Q_{n+1}$	$Q'_{n+1}$	
↑	0	0	0	1	0	1	(No change)
			1	0	1	0	
↑	0	1	0	1	0	1	(Reset)
			1	0	0	1	
↑	1	0	0	1	1	0	(Set)
			1	0	1	0	
↑	1	1	0	1	1	0	(toggle)
			1	0	0	1	

CLK	J	K	$Q_{n+1}$	$Q'_{n+1}$	
↑	0	0	$Q_n$	$Q'_n$	(No change)
↑	0	1	0	1	(Reset)
↑	1	0	1	0	(Set)
↑	1	1	$Q'_n$	$Q_n$	(toggle)
0	x	x	$Q_n$	$Q'_n$	(No change)

# T Flip Flop:



CLK	T	$Q_{n+1}$	$Q'_{n+1}$	
↑	0	$Q_n$	$Q'_n$	(No change)
↑	1	$Q'_n$	$Q_n$	(Complement)

CLK	T	$Q_n$	$Q'_n$	$Q_{n+1}$	$Q'_{n+1}$	
↑	0	0	1	0	1	(No change)
↑	0	1	0	1	0	(No change)
↑	1	0	1	1	0	(Complement)
↑	1	1	0	0	1	(Complement)