

$$\Rightarrow \frac{I_{C2}}{I_{C1}} - 1 = \left(\frac{\beta_2}{\beta_1} - 1 \right) \frac{R_b + R_e}{R_b + R_e(1 + \beta_2)}$$

$\Rightarrow S'' = \frac{1 + \beta_1}{1 + \beta_2} = \frac{I_{C1} S_2}{\beta_1 (1 + \beta_2)}$ where S_2 is the value of stabilizing factor S when $\beta = \beta_2$


\rightarrow Minimizing S also minimizes S'' . This means that the ratio R_b/R_e must be small.

- \rightarrow In order to keep S' small, a large R_b or R_e is required
- \rightarrow In all cases, it is desirable to use as large an emitter resistance R_e as practical, & compensation will usually be necessary for selection of R_b

Bias Compensation

\rightarrow If loss in signal gain is affordable in a particular application, it is possible to use compensating techniques to reduce the drift of operating point.

Diode Compensation for V_{BE}



\rightarrow The diode is kept biased in forward direction by source V_{DD} & resistance R_D .

\rightarrow If the diode is of same material & type as transistors, the voltage V_o across diode will have same temp. coeff. ($-2 \text{ to } 5 \text{ mV/}^\circ\text{C}$) as base-to-emitter voltage V_{BE}

\rightarrow By applying KVL around base circuit $-V + I_B R_B + V_{BE} + (I_C + I_B) R_E - V_o = 0$

$$\Rightarrow S_{IB} = \frac{V + V_o - V_{BE}}{R_E + R_B} - \frac{I_C R_E}{R_E + R_B}$$

$$\rightarrow S_C = (1 + \beta) S_{CO} + \beta I_B = (1 + \beta) I_{CO} + \beta \frac{(V + V_o - V_{BE} - I_C R_E)}{R_E + R_B}$$


$$\Rightarrow I_C [R_B + R_E (1 + \beta)] = (1 + \beta) (R_E + R_B) I_{CO} + \beta [V - (V_{BE} - V_o)]$$

$$\Rightarrow I_C = \frac{\beta [V - (V_{BE} - V_o)] + (R_E + R_B)(\beta + 1) I_{CO}}{R_B + R_E (1 + \beta)}$$

\rightarrow Since V_{BE} tracks V_o w.r.t temp., I_C will be insensitive to variations in V_{BE}

Diode Compensation for I_{CO}

\rightarrow If diode & transistors are of same type & material, the reverse saturation current I_0 of diode will increase with temp. at same rate as transistor's collector saturation current I_{CO}



at same rate as transistor's collector saturation current I_{CO}

Thermal Runaway

- The max. average power $P_{D(\max)}$ which a transistor can dissipate depends upon the transistor construction & may lie in the range from a few milliwatts to 200W
- This max. power is limited by temp. that collector-to-base junction can withstand. For Si transistors this temp. is range 150°C to 225°C, & for Ge it is b/w 60°C & 100°C
- The junction temp. may rise either because ambient temp. or because of self-heating.
- The max. power dissipation is usually specified for transistors enclosure (case) or ambient temp. of 25°C
- The problem of self heating results from power dissipated at the collector junction.
- As a consequence of junction power dissipation, junction temp. rises & this in turn increases collector current, with subsequent increase in power dissipation. This phenomenon is referred to as thermal runaway.
- If this thermal runaway continues, it may result in permanently damaging the transistor.

Thermal Resistance

- The steady-state temp. rise at collector junction is proportional to power dissipated at the junction.

$$\Delta T = T_j - T_A = \Theta P_D$$

where T_j & T_A are junction & ambient temp's respectively in degrees centigrade, & P_D is power in watts dissipated at collector junction.

- The const. of proportionality Θ is called thermal resistance. Its value depends on size of transistor, on convection or radiation to the surroundings, on forced-air cooling (if used), & on thermal connection of device to a metal chassis or to a heat sink.
- Typical values for various transistor designs vary from 0.2°C/W for high-power transistors with an efficient heat sink to 1000°C/W for low-power transistors in free air.
- The max. collector power P_C allowed for safe operating is specified at 25°C
- For ambient temp's above this value, P_C must be decreased & at extreme temp. at which transistor may operate, P_C is reduced to zero.

Condition for Thermal Stability

→ To avoid thermal runaway, the required condition is that the rate at which heat is released at collector junction must not exceed the rate at which the heat can be dissipated.

$$\frac{\partial P_c}{\partial T_j} < \frac{\partial P_d}{\partial T_j}$$

→ We have $T_j - T_A = \Theta P_d$

Differentiating w.r.t. T_j gives $1 = \Theta \frac{\partial P_d}{\partial T_j}$

$$\Rightarrow \frac{\partial P_d}{\partial T_j} = \frac{1}{\Theta}$$

$$\therefore \frac{\partial P_c}{\partial T_j} < \frac{1}{\Theta}$$

→ This condition must be satisfied to prevent thermal runaway.

Thermal Stability

→ Consider the self bias circuit and assume that transistors are biased in active region.

→ The power generated at the collector junction with no signal

vs $P_c = I_c V_{CB} = I_c V_{CE}$


→ So we assume quiescent collector & emitter currents are essentially equal

$$P_c = I_c [V_{CC} - I_c (R_C + R_E)]$$

$$= I_c V_{CC} - I_c^2 (R_C + R_E)$$

→ The condition to avoid thermal runaway can be rewritten as

$$\frac{\partial P_c}{\partial I_c} \cdot \frac{\partial I_c}{\partial T_j} < \frac{1}{\Theta}$$



$$\therefore \frac{\partial P_c}{\partial I_c} = V_{CC} - 2I_c(R_C + R_E)$$

→ We have $I_c = f(I_{CO}, V_{BE}, \beta)$

$$\begin{aligned} \Delta I_c &= \frac{\partial I_c}{\partial I_{CO}} \Delta I_{CO} + \frac{\partial I_c}{\partial V_{BE}} \Delta V_{BE} + \frac{\partial I_c}{\partial \beta} \Delta \beta \\ &= S \Delta I_{CO} + S' \Delta V_{BE} + S'' \Delta \beta \end{aligned}$$

$$\therefore \frac{\partial I_c}{\partial T_j} = S \frac{\partial I_{CO}}{\partial T_j} + S' \frac{\partial V_{BE}}{\partial T_j} + S'' \frac{\partial \beta}{\partial T_j}$$

→ In practical the effect of I_{CO} dominates for thermal runaway problem, so

$$\frac{\partial P_c}{\partial T_j} = S \frac{\partial I_{CO}}{\partial T_j}$$

$$\rightarrow \frac{\partial P_c}{\partial R_E} \left(S \frac{\partial I_{CO}}{\partial T_j} \right) < \frac{1}{\Theta}$$

- The reverse saturation current for either silicon or germanium increases about $7\%/\text{°C}$, so $\frac{\partial I_{C0}}{\partial T_j} = 0.07 I_{C0}$
- $[V_{CC} - 2I_C(R_{eF} + R_e)](S)(0.07 I_{C0}) < \frac{1}{Q}$
- This is also valid for p-n-p transistors provided that I_C & I_{C0} represent the magnitude of current.

$$\frac{96}{I_C} = 1 \quad \text{with } T_j = 30^\circ\text{C}$$

$$\frac{1}{\theta} = \frac{96}{I_C}$$

$$\frac{1}{\theta} > \frac{96}{I_C}$$

general circuit theory of dependent and linear resistors
is concerned with series biasing and parallel
biasing. In the first case, the dependent resistor depends on the
current through the dependent resistor and the voltage across it.

$$30V \cdot I = 30V \cdot I + 9$$

and therefore the value of resistance depending on current bias is

$$\frac{1}{R_{eF}} = (20 + 9) \cdot I - 20 \quad \text{with } R_{eF} = \frac{1}{20 + 9} \cdot I$$

$$(20 + 9) \cdot I - 20 = 20 \cdot I$$

$$\frac{1}{R_{eF}} > \frac{20}{20 + 9} = \frac{20}{39}$$

$$(20 + 9) \cdot I = 30V = \frac{30V}{39}$$

$$(0.30V/0.39) \cdot I = 3I$$

$$40 \cdot \frac{20}{39} + 30V \cdot \frac{20}{39} + 20 \cdot \frac{20}{39} = 3I$$

$$40 \cdot 2 + 30V \cdot 2 + 20 \cdot 2 =$$

$$\frac{20}{39} \cdot 2 + \frac{30V}{39} \cdot 2 + \frac{20}{39} \cdot 2 = \frac{20}{39}$$

Resultant dependent resistor with holding off
current $I = 30V/39 = 0.77$ mA, resulting from


$$\frac{20}{39} \cdot 2 = \frac{40}{39} = 1.02 \text{ mA}$$

$$\frac{1}{\theta} > \left(\frac{20}{39} \right) \cdot \frac{30}{39}$$

Small Signal Low Frequency BJT Models

Two Port Devices and Hybrid Model

→ The terminal behaviour of a large class of two-port devices is specified by two ~~independent~~ voltages & two currents



→ The box represents a two port n/w, so we may select two of four quantities as independent variables & express the remaining two in terms of chosen independent variables.

→ If the current i_1 and the voltage V_2 are independent and if the two-port is linear, then

$$V_1 = h_{11} i_1 + h_{12} V_2$$

$$i_2 = h_{21} i_1 + h_{22} V_2$$

→ The quantities h_{11} , h_{12} , h_{21} & h_{22} are called the h , or hybrid parameters

→ Assuming that there are no reactive elements within two-port n/w, then the h parameters are defined as follows:

$$h_{11} = \left. \frac{V_1}{i_1} \right|_{V_2=0} = i/p \text{ resistance with o/p short-circuited (ohms)}$$

$$h_{12} = \left. \frac{V_1}{V_2} \right|_{i_1=0} = \text{fraction of o/p voltage at i/p with o/p open circuited, or reverse-open circuit voltage amplification (dimensionless)}$$

$$h_{21} = \left. \frac{i_2}{i_1} \right|_{V_2=0} = \text{negative of current transfer ratio, or current gain with o/p short-circuited (dimensionless)}$$

$$h_{22} = \left. \frac{i_2}{V_2} \right|_{i_1=0} = \text{o/p conductance with i/p open-circuited (mhos)}$$

→ The following convenient alternative subscript notation is recommended by IEEE standards

$$i=11 = i/p$$


$$o=22 = o/p$$

$$f=21 = \text{forward transfer}$$

$$r=12 = \text{reverse transfer}$$

- In case of transistors, another subscript (b, e or c) is added to designate the type of configuration.
- For example $h_{11} = h_{11b} = 1/r$ resistance in common-base configuration,
 $h_{21} = h_{21e}$ short-circuit forward current gain common-emitter ckt
- If reactive elements ~~had been~~ included in the device, the excitation would be considered to be sinusoidal, the h parameters would be functions of freq., & voltage & currents would be represented by phasors V_1, V_2 & I_1, I_2 .


The Model:



Transistor Hybrid Model

- The transistor model is given in terms of h-parameters, which are real numbers at audio freq's.
- h-parameters are easy to measure and can be obtained from transistors static characteristics curves and are convenient to use in ckt analysis & design.
- A set of h-parameters is specified for many transistors by manufacturers.

→ Consider common-emitter connection, the current i_B & voltage V_C are independent variables



$$V_B = f_1(i_B, V_C)$$

$$i_C = f_2(i_B, V_C)$$

→ Making use of Taylor's series expansion of above equ's around the quiescent point I_B, V_C & neglecting higher-order terms, we obtain

$$\Delta V_B = \frac{\partial f_1}{\partial i_B} \Big|_{V_C} \Delta i_B + \frac{\partial f_1}{\partial V_C} \Big|_{i_B} \Delta V_C$$

$$\Delta i_C = \frac{\partial f_2}{\partial i_B} \Big|_{V_C} \Delta i_B + \frac{\partial f_2}{\partial V_C} \Big|_{i_B} \Delta V_C$$

→ The quantities ΔV_B , ΔV_C , Δi_B and Δi_C represent the small-signal incremental base & collector voltages & currents can be represented with symbols v_b, v_c, i_b and i_c .

$$\therefore V_b = h_{ie} i_b + h_{re} V_c$$

$$i_c = h_{fe} i_b + h_{oe} V_c$$

where $h_{ie} = \frac{\partial f_1}{\partial i_B} \Big|_{V_C} = \frac{\partial V_B}{\partial i_B} \Big|_{V_C}$ $h_{re} = \frac{\partial f_1}{\partial V_C} \Big|_{i_B} = \frac{\partial V_B}{\partial V_C} \Big|_{i_B}$


$$h_{fe} = \frac{\partial f_2}{\partial i_B} \Big|_{V_C} = \frac{\partial i_C}{\partial i_B} \Big|_{V_C}$$

$$h_{oe} = \frac{\partial f_2}{\partial V_C} \Big|_{i_B} = \frac{\partial i_C}{\partial V_C} \Big|_{i_B}$$


→ The partial derivatives define the h parameters for common-emitter connection. These partial derivatives can be obtained from the transistors characteristic curves & they are real no.s

Three Transistor Configurations

Ckt Schematic



hybrid model



N-i equations

CE





$$V_b = h_{ie} i_b + h_{re} V_c$$

$$i_c = h_{fe} i_b + h_{oe} V_c$$

CC

$$V_b = h_{ic} i_b + h_{rc} V_e$$

$$i_e = h_{fc} i_b + h_{oc} V_e$$



CB

$$V_e = h_{ib} i_b + h_{rb} V_c$$

$$i_c = h_{fb} i_b + h_{ob} V_c$$

→ Above eqts & eqns are for either an p-n-p or n-p-n transistor
→ are independent of type of load or method of biasing

Determination of hparameters from Characteristics



→ Two families of curves are usually specified for transistors

→ The o/p characteristics curves depict the relationship b/w o/p current & voltage, with i_p current as the parameter.

→ The i/p characteristics depict the relationship b/w i/p voltage & current with o/p voltage as the parameter.

→ If i/p & o/p characteristics of a particular connection are given, the h parameters can be determined graphically.

The Parameter h_{FE} : For a common-emitter configuration



$$\text{From definition } h_{FE} = \left. \frac{\partial i_C}{\partial I_B} \right|_{V_C} = \frac{i_C2 - i_C1}{i_B2 - i_B1}$$

→ The current increments are taken about the quiescent point Q, which corresponds to base current $i_B = I_B$ & to collector voltage $V_C = V_c$

→ The parameter h_{FE} is called common-emitter current transfer ratio, or CE alpha, is also written α or β' & called small signal beta of the transistor.

→ The relationship b/w $\beta' = h_{FE}$ & large-signal beta $\beta = h_{FE}$ is given as $\beta' = \beta + (I_{CBO} + I_B) \frac{\partial \beta}{\partial I_B}$

The Parameter h_{OC} : $h_{OC} = \left. \frac{\partial i_C}{\partial V_C} \right|_{I_B}$

→ The value of h_{OC} at quiescent point Q is given by slope of o/p characteristic curve at that point.

→ This slope can be evaluated by drawing a tangent to the characteristic curve at the point Q

The Parameter h_{ie} : $h_{ie} = \left. \frac{\partial V_B}{\partial I_B} \right|_{V_C}$

→ The slope of the appropriate o/p characteristic at Q gives h_{ie}

→ h_{ie} is given by the slope of line which is drawn tangent to characteristic curves at point Q.

The Parameter h_{re} : $h_{re} = \left. \frac{\partial V_B}{\partial V_C} \right|_{I_B} = \frac{V_{B2} - V_{B1}}{V_{C2} - V_{C1}}$

→ The parameter h_{re} can be obtained as change in base voltage, $V_{B2} - V_{B1}$ divided by change in collector voltage, $V_{C1} - V_{C2}$, for a const. base current I_B (at pt Q)

→ The procedure for determination of CE h parameters may also be used to obtain the common-base & common-collector h parameters from appropriate I/p & O/p characteristic curves.

Hybrid-Parameters Variations

→ Once a quiescent point Q is specified, h-parameters can be obtained from the slopes & spacing b/w curves at this point.

→ The h-parameters depend upon the position of quiescent point on curves.

→ We know that the shape & actual numerical values of characteristic curves depend on junction temperatures. Hence the h parameters also depend on temperature.



Typical h-parameter values for a transistor (at $I_E = 1.3 \text{ mA}$)

Parameters	CE	CC	CB
$h_{11} = h_i$	1100Ω	1100Ω	21.6Ω
$h_{12} = h_r$	2.5×10^4	~ 1	2.9×10^4
$h_{21} = h_f$	50	-51	-0.98
$h_{22} = h_o$	$25 \mu\text{A/V}$	$25 \mu\text{A/V}$	$0.49 \mu\text{A/V}$
$1/h_o$	40k	40k	2.04M

Conversion Formulas for Parameters of Three Transistor Configurations

→ Very often it is necessary to convert from one set of transistors parameters to another set.

h_{re} in terms of CB h parameters



$$h_{re} = \frac{V_{be}}{V_{ce}} \Big|_{I_b=0} = \frac{V_{bc} + V_{ce}}{V_{ce}} \Big|_{I_b=0} = \left(1 + \frac{V_{bc}}{V_{ce}}\right) \Big|_{I_b=0}$$

⇒ $I_b = 0$, then $I_c = -I_e$; $I + I_c = h_{fb} I_e$
 $\Rightarrow I = (1 + h_{fb}) I_e$

$$I = h_{ob} N_{be} = (1 + h_{fb}) I_e \quad (\because h_{ob} \text{ represent conductivity})$$



$$I_e h_{ib} + h_{rb} V_{cb} + V_{bc} + V_{ce} = 0$$

$$\Rightarrow \frac{h_{ib} h_{ob} V_{bc}}{1 + h_{fb}} - h_{rb} V_{bc} + V_{bc} + V_{ce} = 0$$

Symbol	common emitter	common collector	common base	T equivalent circuit
h_{ib}	$\frac{h_{ie}}{1+h_{fe}}$	$-\frac{h_{ic}}{h_{fc}}$	21.6Ω	$r_e + (1-a) r_b$
h_{rb}	$\frac{h_{ic}h_{oc}}{1+h_{fe}} h_{re}$	$h_{rc} - \frac{h_{ic}h_{oc}}{h_{fc}} - 1$	2.9×10^4	$\frac{r_e}{r_c}$
h_{fb}	$-\frac{h_{fe}}{1+h_{fe}}$	$-\frac{1+h_{fe}}{h_{fc}}$	-0.98	$-a$
h_{ob}	$\frac{h_{oe}}{1+h_{fe}}$	$-\frac{h_{oc}}{h_{fc}}$	0.49 MA/V	$\frac{1}{r_c}$
h_{ic}	h_{ie}^*	1100Ω	$\frac{h_{ib}}{1+h_{fb}}$	$r_b + \frac{r_e}{1-a}$
h_{re}	$1-h_{re} \approx 1$	1	1	$1 - \frac{r_e}{(1-a)r_c}$
h_{fc}	$-(1+h_{fe})^*$	-51	$-\frac{1}{1+h_{fb}}$	$-\frac{1}{1-a}$
h_{oc}	h_{oe}^*	25 mA/V	$\frac{h_{ob}}{1+h_{fb}}$	$\frac{1}{(1-a)r_c}$
a	$\frac{h_{fe}}{1+h_{fe}}$	$\frac{1+h_{fc}}{h_{fc}}$	$-h_{fb}$	0.980
r_c	$\frac{1+h_{fe}}{h_{re}}^*$	$-\frac{h_{fc}}{h_{oc}}^*$	$\frac{1}{h_{ob}}$	$2.04 \text{ M}\Omega$
r_e	$\frac{h_{re}}{h_{oe}}^*$	$-\frac{1-h_{re}}{h_{oc}}^*$	$h_{ib} - \frac{h_{rb}(1+h_{fb})}{h_{ob}}^*$	10Ω
r_b	$h_{ie} - \frac{h_{re}(1+h_{fe})}{h_{oe}}^*$	$h_{ic} + \frac{h_{fc}(1-h_{re})}{h_{oc}}^*$	$\frac{h_{rb}}{h_{ob}}^*$	590Ω

* exact

Analysis of a Transistor Amplifier Circuit using h-parameters



→ To form a transistor amplifier it is only necessary to connect an external load & signal source & to bias the transistors properly.

→ Considering transistor in any one of 3 possible configurations and replacing the transistor with its small-signal hybrid-model.

→ The current gain or current amplification, A_I :- for the

→ Assuming sinusoidally varying voltages & currents, we can proceed with the analysis of the circuit using the phasor (sinus) notation to represent the sinusoidally varying quantities.

→ The current gain or current amplification A_I :- for the transistor amplifier stage, A_I is defined as the ratio of o/p to i/p currents, or

$$A_I = \frac{I_L}{I_1} = -\frac{I_2}{I_1}$$

From o/p $I_2 = h_f I_1 + h_o V_2$

Substituting $V_2 = I_1 Z_L = -I_2 Z_L$ in I_2

$$I_2 = h_f I_1 + h_o I_2 Z_L \Rightarrow I_2 (1 + h_o Z_L) = h_f I_1$$

$$\therefore A_I = -\frac{I_2}{I_1} = -\frac{h_f}{1 + h_o Z_L}$$

→ The Input Impedance Z_i :- the impedance we see looking into amplifier i/p terminals (1-1') is the amplifier i/p impedance Z_i , or

$$Z_i = \frac{V_1}{I_1}$$

From i/p circuit, $V_1 = h_i I_1 + h_r V_2$

$$Z_i = \frac{V_1}{I_1} = \frac{h_i I_1 + h_r V_2}{I_1} = h_i + h_r \frac{V_2}{I_1}$$

Substituting $V_2 = -A_I I_1 Z_L$ in V_2 of Z_i ,

$$\therefore Z_i = h_i + h_r \frac{A_I I_1 Z_L}{I_1}$$

Note:- i/p impedance is
a function of load impedance

$$Z_i = h_i + h_r A_I Z_L = h_i - \frac{h_f h_r}{Y_L + h_o} Z_L$$

where Y_L = load admittance $\equiv \frac{1}{Z_L}$

→ The Voltage Gain, or Voltage Amplification, A_V :- The ratio of o/p voltage V_2 to i/p voltage V_1 gives the voltage gain of the transistor, or

$$A_V = \frac{V_2}{V_1}$$

$$\therefore V_2 = A_I I_1 Z_L$$

$$A_V = \frac{A_I I_1 Z_L}{V_1}$$

$$= \frac{A_I Z_L}{Z_i}$$

The Output Admittance Y_o : - For the transistors Y_o is defined as $Y_o \equiv \frac{I_2}{V_2}$ with $V_3 = 0$

$$\therefore I_2 = h_f I_1 + h_o V_2, Y_o = \frac{h_f I_1 + h_o V_2}{V_2} = h_f \frac{I_1}{V_2} + h_o$$

$$\text{With } V_3 = 0 \text{ for i/p ckt } R_s I_1 + h_i I_1 + h_o V_2 = 0$$

$$\Rightarrow \frac{I_1}{V_2} = - \frac{h_o}{h_i + R_s}$$

$$\text{So } Y_o = h_o - \frac{h_f h_o}{h_i + R_s}$$

Note: - O/p admittance is function of the source resistance


→ If source impedance is resistive, then Y_o is real (conductance)

$$\rightarrow \text{From definition } Y_o = \frac{1}{Z_o}$$

→ The Voltage Amplification A_{Vs} , Taking into Account the Resistances

→ The overall voltage voltage gain A_{Vs} is defined by of Source :-

$$A_{Vs} \equiv \frac{V_2}{V_s} = \frac{V_2}{V_s} \cdot \frac{V_1}{V_s} = A_V \frac{V_1}{V_s}$$



From the equivalent i/p ckt of amplifier

$$V_1 = V_s \frac{Z_i}{Z_i + R_s}$$


$$\text{Then } A_{Vs} = A_V \frac{Z_i}{Z_i + R_s} = \frac{A_V Z_L}{Z_i + R_s} \quad (\because A_V = \frac{A_Z Z_L}{Z_i})$$

If $R_s = 0$, then $A_{Vs} = A_V$, so A_V is the voltage gain for an ideal voltage source (one with zero internal resistance)

If Z_i is resistive & equal in magnitude to R_s then $A_{Vs} = 0.5 A_V$

The Current Amplification A_{Is} , Taking into Account the Source Resistance R_s : -

→ If the i/p source is a current generator I_s in parallel with a resistance R_s , then overall current gain is defined by $A_{Is} \equiv -\frac{I_2}{I_s} = -\frac{I_2}{I_1} \frac{P_1}{P_s} = A_I \cdot \frac{P_1}{P_s}$



$$I_1 = \frac{P_s R_s}{R_s + Z_i}$$

(one with infinite source resistance)

→ If $R_s = \infty$ then $A_{Is} = A_I$, so A_I is current gain for an ideal current source

→ The voltage & current gains, taking source impedance into account, are related by

$$A_{VS} = A_I A_S \frac{Z_L}{R_s}$$


→ The Operating Power Gain A_p :- The average power delivered to the load Z_L vs $P_2 = |V_2| |I_L| \cos\theta$, where θ is phase angle b/w V_2 & I_L

→ Assuming Z_L is resistive, $P_2 = V_2 I_L = -V_2 I_2$

→ Since the o/p power is $P_1 = V_1 I_1$, the operating power gain A_p of transistor is defined as

$$A_p = \frac{P_2}{P_1} = -\frac{V_2 I_2}{V_1 I_1} = A_V A_I = A_I^2 \frac{R_L}{R_i}$$

Q. A transistor is connected as a common-emitter amplifier, if the h-parameters are $h_{ie} = 1100\Omega$, $h_{re} = 2.5 \times 10^{-4}$, $h_{fe} = 80$, $h_{oe} = 25\text{mA/V}$. If $R_L = R_s = 1000\Omega$ find the gains and o/p impedances.



$$A_I = \frac{-h_{fe}}{1 + h_{re} R_L} = -48.8$$

$$R_i = h_{ie} + h_{re} A_I R_L = 1088\Omega$$


$$A_V = A_I \frac{R_L}{R_i} = -44.8$$

$$A_{VS} = A_V R_i = -23.3, \quad A_{IS} = A_I \frac{R_S}{R_i + R_S} = -23.3$$


$$\gamma_o = h_{oe} - \frac{h_{fe} h_{re}}{h_{ie} + R_S} = 19 \times 10^{-6} \Omega = 19 \mu\text{A/V} \Rightarrow Z_o = \frac{1}{\gamma_o} = 52.6\text{k}\Omega$$

$$A_p = A_V A_I = 2190$$


→ Comparison of Transistor Amplifiers Configuration




Current gain A_I as a function of its load resistance



Voltage gain A_V as a function of its load resistance



R_o resistance as a function of its load resistance



CE Configuration Comparison of transistor configurations

Quantity	CE	CC	CB
A_I	High (~ 46.5)	High (~ 47.5)	Low (0.98)
A_V	High (~ 131)	Low (0.99)	High (~ 131)
R_i ($R_L = 3 \text{ k}\Omega$)	Medium (1065Ω)	High ($144 \text{ k}\Omega$)	Low (22.5Ω)
R_o ($R_S = 3 \text{ k}\Omega$)	Medium/high ($475.5 \text{ k}\Omega$)	Low (80.5Ω)	High ($1.72 \text{ M}\Omega$)

CE configuration

→ CE stage is capable of both a voltage gain & a current gain greater than unity.

→ R_i & R_o vary least with R_L & R_S respectively for CE stage.

→ R_i & R_o lie b/w those for CB & CC configurations.
This is most versatile & useful of 3 configurations.

CB Configuration

→ for CB stage, A_I is less than unity

→ A_V is high (approximately equal to that of CE stage)

→ R_i is lowest & R_o is highest of 3 configurations

→ CB stage has few applications.

→ It is used to match a very low impedance source to drive a high impedance load, or as a non-inverting amplifier with a voltage gain greater than unity.

→ It is also used as a const. current source.

CC configuration

→ For CC stage, A_I is high (approximately equal to that of CE stage)


A_V is less than unity
 R_i is highest & R_o is lowest of 3 configurations

Different Coupling Schemes used in Amplifiers


- When amplifiers are cascaded, it is necessary to use a coupling n/w b/w the o/p of one amplifier & the i/p of the following amplifier. This type of coupling is called interstage coupling.
- These coupling n/w serve the following 2 purposes:
 - 1) It transfers the a.c. o/p of one stage to i/p of the next stage
 - 2) It isolates the d.c. conditions of one stage to the next.
- Three coupling schemes commonly used in multi-stage amplifiers are,
 - 1) Resistance-Capacitance (RC) Coupling
 - 2) Transformer coupling
 - 3) Direct coupling.

Direct coupling :- In this method, the a.c. o/p signal is fed directly to the next stage. No reactance is included in the coupling n/w.

- Special d.c. voltage level clbs are used to match the o/p d.c. levels.
- It is used when amplification of low freq. signals is to be done.
- Amplifiers using this coupling scheme are called direct-coupled amplifiers or d.c. amplifiers.




Transistor as a Switch



- No collector current ($I_c = 0$)
- $V_{out} = V_{CE} = V_{CC} = 0V$

- Emitter & base are grounded (0V)
- Base-emitter junction is reverse biased
- Transistor is fully-OFF (Cut-off Region)
- Transistor operates as an open switch



Problems

In a certain transistor, 99.6% of carriers injected into base cross the collector-base junction. If leakage current is 5mA & the collector current is 20mA, calculate i) the value of α_{dc}

ii) the emitter current.

$$I_C = 0.996 I_E, I_{CBO} = 5 \text{ mA}, I_C = 20 \text{ mA}$$

$$\alpha = \frac{I_C}{I_E} = 0.996$$

$$I_C = \alpha I_E + I_{CBO} \Rightarrow I_E = \frac{I_C - I_{CBO}}{\alpha} = 20.07 \text{ mA}$$

Q Calculate the values of collector current & base current for a transistor with $\alpha = 0.99$ & $I_{CBO} = 10 \text{ mA}$. The emitter current is measured as 8mA

$$\alpha = 0.99, I_{CBO} = 10 \text{ mA}, I_E = 8 \text{ mA}$$

$$I_C = \alpha I_E + I_{CBO} = 7.93 \text{ mA}$$

$$I_B = I_E - I_C = (-\alpha) I_E - I_{CBO} = 70 \text{ mA}$$

$$\rightarrow I_B = 100, I_{CBO} = 10 \text{ mA} \& I_B = 80 \text{ mA}, \text{ find } I_E$$

$$I_C = \beta I_B + (1+\beta) I_{CBO}$$

$$I_E = I_B + I_C = (1+\beta) I_B + (1+\beta) I_{CBO}$$

$$= 9.09 \text{ mA}$$

Q If $\alpha = 0.98$, $I_{CBO} = 10 \text{ mA}$ & $I_B = 100 \mu\text{A}$, find I_E

$$I_E = (1+\beta) I_B + (1+\beta) I_{CBO}$$

$$\beta = \frac{\alpha}{1-\alpha} = 49$$

$$I_E = 5.5 \text{ mA}$$

Q If the base current in a transistor is 20mA when the emitter current is 6.4mA, what are the values of α and β ? Also calculate the collector current.

$$I_B = 20 \text{ mA}, I_E = 6.4 \text{ mA},$$

$$I_C = I_E - I_B = 6.38 \text{ mA}$$

$$\beta = \frac{I_C}{I_B} = 319$$

$$\alpha = \frac{\beta}{\beta+1} = 0.9968$$

Q The reverse leakage current of transistor, when connected in common-base configuration is 0.1mA, while it is 16mA when the same transistor is connected in common-emitter configuration. Calculate α & β of transistor.


$$I_{CBO} = 0.1 \text{ mA} \quad I_{CEO} = 16 \text{ mA}$$

$$I_{CEO} = \frac{1}{1-\alpha} I_{CBO} \Rightarrow 1-\alpha = \frac{I_{CBO}}{I_{CEO}} \Rightarrow \alpha = 1 - \frac{I_{CEO}}{I_{CBO}}$$

$$\therefore \alpha = 0.993$$

$$\beta = \frac{\alpha}{1-\alpha} = 159$$

Q Consider a doped transistor where an n-p-n silicon transistor with $B=90$ is used with $V_{CC} = 15 \text{ V}$, $R_C = 3 \text{ k}\Omega$, $R_B = 1 \text{ M}\Omega$. Assume $V_{BE} = 0.6 \text{ V}$. (a) Find the quiescent point (or Q-point) of ckt & (b) Obtain the equation for ac load line for $R_L = 1 \text{ k}\Omega$



a) $V_{CC} = 15 \text{ V}$, $R_C = 3 \text{ k}\Omega$, $V_{BE} = 0.6 \text{ V}$, $R_B = 1 \text{ M}\Omega$ $\beta = 90$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = 14.4 \text{ mA}$$

$$I_C = \beta I_B = 1.296 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C = 12.408 \text{ V}$$

Thus the operating point, quiescent point, or Q-point is $I_C = 1.296 \text{ mA}$ & $V_{CE} = 12.41 \text{ V}$ on the load line (which cuts V_{CE} at $V_{CC} = 15 \text{ V}$ & I_C at $\frac{V_{CC}}{R_C} = 7.5 \text{ mA}$)

b) Under ac condition $R_L' = \frac{R_C R_L}{R_C + R_L} = \frac{2}{3} \text{ k}\Omega$ ($R_L = 1 \text{ k}\Omega$)


Since ac load line must pass through Q point ($I_C = 1.296 \text{ mA}$, $V_{CE} = 12.41 \text{ V}$) & has a slope of $-\frac{1}{R_L'}$ $I_C - (1.296 \text{ mA}) = -\frac{V_{CE} - (12.41 \text{ V})}{(2/3 \text{ k}\Omega)}$

$$\text{Putting } I_C = 0 \Rightarrow V_{CE} = 13.27 \text{ V}$$


Thus ac load line cuts V_{CE} at 13.27 V

$$\text{Putting } V_{CE} = 0 \Rightarrow I_C = 19.91 \text{ mA}$$

So ac load line cuts I_C at 19.91 mA



Q The silicon-type transistor is biased in collector-to-base bias with $B = 50$, $V_{CC} = 10 \text{ V}$ & $R_C = 2 \text{ k}\Omega$. Find R_B & calculate S. Operating point is chosen at $I_{BQ} = 0.4 \text{ mA}$, $I_{CQ} = 2 \text{ mA}$, $V_{CEQ} = 4.6 \text{ V}$. Neglecting R_E .



$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$B = 50, V_{CC} = 10 \text{ V}$$

$$R_C = 2 \text{ k}\Omega$$

$$S = \frac{1 + \beta}{1 + \beta R_E} = \frac{1 + 50}{1 + 50 \cdot 2} = 23$$

Q A transistor with $B = 100$ is to be used in common-emitter feedback bias configuration. The collector ckt resistance is $R_C = 1.5 \text{ k}\Omega$, the emitter ckt resistance $R_E = 2 \text{ k}\Omega$ & $V_{CC} = 12 \text{ V}$. Assume $V_{BE} = 0.6 \text{ V}$


$V_{CE} = 5V$, (b) Find the stability factor S .

$$(a) R_c = 1.5 k\Omega, R_e = 2 k\Omega, V_{CC} = 12V, V_{CE} = 5V \& I_{CO} = 0$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_e + R_c}$$

$$= 2 \text{ mA}$$

$$I_C = \beta \left[\frac{(V_{CC} - V_{BE}) + (R_e + R_b) I_{CO}}{\beta R_e + R_b} \right]$$



$$\beta R_e + R_b = \frac{\beta [V_{CC} - V_{BE}]}{I_C} \quad (\because I_{CO} = 0)$$


$$\Rightarrow R_b = \beta \left[\frac{(V_{CC} - V_{BE})}{I_C} - R_e \right] = 370 k\Omega$$

$$(b) S = \frac{1 + \beta}{1 + \beta R_e / R_b} = 65$$

Q) A transistor with $\beta = 100$ is used in collector-emitter feedback bias configuration. Assume $R_c = 1.5 k\Omega, R_e = 2 k\Omega, R_b = 370 k\Omega, V_{CC} = 12V, V_{BE} = 0.6V \& I_{CO} = 0$. (a) Calculate the collector-to-emitter voltage V_{CE} & (b) find the stability factor S

$$(a) R_c = 1.5 k\Omega, R_e = 2 k\Omega, R_b = 370 k\Omega, V_{CC} = 12V, V_{BE} = 0.6V \& I_{CO} = 0, \beta = 100$$

$$I_C = \beta \left[\frac{(V_{CC} - V_{BE}) + (R_e + R_c + R_b) I_{CO}}{\beta (R_e + R_c) + R_b} \right]$$



$$= \frac{\beta (V_{CC} - V_{BE})}{\beta (R_e + R_c) + R_b} = 1.58 \text{ mA}$$

$$I_C = \beta I_B + (1 + \beta) I_{CO}$$

$$\text{Since } I_{CO} = 0, I_C = \beta I_B \Rightarrow I_B = \frac{I_C}{\beta} = \frac{1.58}{100} = 15.8 \mu\text{A}$$


$$V_{CE} = V_{CC} - (I_C + I_B)(R_c + R_e) = 6.41V$$

$$(b) S = \frac{1 + \beta}{1 + \beta (R_e + R_c) / (R_e + R_c + R_b)} = 52.14$$

Q) Assume that a silicon transistor with $\beta = 50, V_{BE} = 0.6V, V_{CC} = 22.5V \& R_c = 5.6 k\Omega$ is used in self-bias. Q points is $V_{CE} = 12V, I_C = 1.5 \text{ mA}$ & a stability factor $S \leq 3$. Find $R_e, R_1 \& R_2$

$$\beta = 50, V_{BE} = 0.6V, V_{CC} = 22.5V, R_c = 5.6 k\Omega, V_{CE} = 12V, I_C = 1.5 \text{ mA}$$

$$S = 3$$




$$R_{eb} + R_c = \frac{V_{cc} - V_{ce}}{I_c} = 7.0 \text{ k}\Omega$$

$$\Rightarrow R_c = 1.4 \text{ k}\Omega$$

$$S = \frac{1 + \beta}{1 + \beta R_e / R_{eb}} \approx \frac{(1 + \beta) R_b / R_e}{1 + \beta + R_b / R_e} = 3$$

$$\Rightarrow \frac{R_b}{R_e} = 2.12 \Rightarrow R_b = 2.96 \text{ k}\Omega$$

$$I_B = \frac{I_C}{\beta} = 30 \mu\text{A}$$



$$V = V_{ce} R_L = R_b V_{cc} ; R_2 = \frac{R_1 V}{V_{cc} - V}$$


$$V = I_B R_b + V_{BE} + (I_B + I_C) R_C$$

$$= 2.83 \text{ V}$$

$$R_1 = R_b \frac{V}{V_{cc} - V} = 23.6 \text{ k}\Omega$$

$$R_2 = \frac{R_1 V}{V_{cc} - V} = 3.38 \text{ k}\Omega$$

Q A silicon transistor whose common-emitter is used in self-bias with $V_{cc} = 22.5 \text{ V}$, $R_c = 5.6 \text{ k}\Omega$, $R_e = 1 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$ & $R_1 = 90 \text{ k}\Omega$. For this transistor $\beta = 55$. (a) Find Q point (b) Calculate S



$$V = \frac{V_{cc} R_2}{R_1 + R_2} = 2.25 \text{ V} \quad R_b = \frac{R_1 R_2}{R_1 + R_2} = 9 \text{ k}\Omega$$

$$-V_{cc} + I_c R_c + (I_B + I_c) R_e + V_{ce} = 0$$

$$\Rightarrow -22.5 + 6.6 I_c + I_B + V_{ce} = 0 \quad (1)$$

$$-V + I_B R_b + V_{BE} + (I_c + I_B) R_e = 0$$

$$\Rightarrow -2.25 + 0.6 + 10 I_B + I_c = 0 \quad (2)$$

$$I_c = \beta I_B$$

$$\text{So } -1.05 + I_c + \frac{10}{55} I_c = 0$$

$$\Rightarrow I_c = 1.40 \text{ mA}$$

$$\& I_B = \frac{I_c}{55} = 25.5 \mu\text{A}$$

$$(b) \quad S = \frac{(1 + \beta)(1 + R_b / R_e)}{1 + \beta + R_b / R_e} = 8.61$$



7 → Find the value of θ required for the transistor used in self-bias configuration in order that the ckt to be thermally stable. Assume $I_{co} = 1 \text{ nA}$ at 25°C , $V_{cc} = 22.5$, $I_c = 1.4 \text{ mA}$, $R_e = 1 \text{ k}\Omega$, $R_c = 5.6 \text{ k}\Omega$, $S = 8.61$.

$$[V_{cc} - 2 I_c (R_e + R_c)] (S) (0.07 I_{co}) < \frac{1}{\theta}$$

$$2.42 \times 10^{-9} < \frac{1}{\theta} \Rightarrow \theta < 4.1 \times 10^8 \text{ K/W}$$

→ This ckt finds wide application as a buffer stage w/o high-frequency source & a low-capacitance load
→ This transistor ckt is called an emitter follower.

Consider a single stage CE amplifier with $R_S = 1k\Omega$, $R_1 = 50k\Omega$, $R_2 = 2k\Omega$, $R_C = 1k\Omega$, $R_L = 1.2k\Omega$, $h_{FE} = 50$, $h_{ie} = 1.1k\Omega$, $h_{oc} = 2.5 \mu A/V$, & $h_{re} = 2.5 \times 10^{-4}$. Find A_E , R_i , A_V , R_o , A_{VS} , A_{IS}



$$\text{Current gain, } A_E = \frac{I_C}{I_B} = -\frac{h_{FE}}{1 + h_{OC}R'_i} \text{ where } R'_i = R_C || R_L = 545.45 \Omega \\ = -49.32$$

$$\text{Input resistance, } R_i = h_{ie} + h_{re} A_E R'_i = 1093 \Omega$$

$$\text{Voltage gain, } A_V = \frac{V_{Oc}}{V_{Bc}} = A_E \frac{R'_i}{R'_i} = -24.61$$



$$\text{Output resistance, } R_o = \frac{1}{h_{oc} - h_{re} A_E} \text{ where } R'_i = R_S || R_1 || R_2$$

$$\text{Overall input resistance, } R_i' = R_i || R_1 || R_2 = 4.933 k\Omega$$

$$\text{Overall output resistance, } R_o' = R_o || R_C || R_L$$



$$\text{Overall voltage gain, } A_{VS} = \frac{V_O}{V_S} = A_V \frac{R_i'}{R_S + R_i'} = 10.1$$

$$\text{Overall current gain, } A_{IS} = \frac{I_C}{I_S} = \frac{R_L}{R_E} \times \frac{I_C}{I_B} \times \frac{R_B}{R_S} = \frac{R_L}{R_E + R_L} \times A_E \times \frac{R_S}{R_S + R_i} = -14.29$$



In common collector, amplifier, the transistor parameters are $h_{ie} = 1.2k\Omega$, $h_{fc} = -101$ & $h_{oc} = 2.5 \mu A/V$. Calculate R_i' , A_{IS} , A_{VS} , R_o for ckt

R_i' , A_{IS} , A_{VS} , R_o for ckt



$$\text{Current Gain, } A_E = \frac{I_C}{I_B} = -\frac{h_{FC}}{1 + h_{OC}R'_i} \text{ where, } R'_i = R_E || R_L \\ = 91.81$$

Op resistance, $R_i = h_{ie} + h_{re} A_I R'_i = 368.44 \text{ k}\Omega$

Overall Op Resistance, $R_i' = R_i || R_1 || R_2 = 4.933 \text{ k}\Omega$

Voltage Gain, $A_V = A_I \frac{R'_i}{R_i} = 0.996$

Overall Voltage Gain, $A_{V5} = A_V \frac{R_i'}{R_i' + R_L}$


Overall current Gain, $A_{I5} = \frac{I_L}{I_S} = \frac{R_L}{R_E} \times \frac{I_C}{I_B} \times \frac{S_B}{I_S} = \frac{R_E}{R_E + R_L} \times A_D \times \frac{R_E}{R_E + R_i} = 0.246$

O/p Resistance, $R_o = \frac{1}{h_{oc} - \frac{h_{fb} h_{re}}{h_{ib} + R'_s}} \quad \text{where } R'_s = R_S || R_1 || R_2 \\ = 833.33 \Omega \\ = 20.12 \text{ M}\Omega$

Overall O/p Resistance, $R_o' = R_o || R_L = 20 \text{ }\Omega$

Q) For common base ckt, the transistors parameters are $h_{ib} = 22 \text{ }\Omega$, $h_{fb} = -0.98$, $h_{ob} = 0.49 \text{ mA/V}$, $h_{re} = 2.9 \times 10^{-4}$. Calculate the values of Op resistance, O/p resistance, current gain & voltage gain.

For given ckt.



Current gain, $A_I = \frac{-h_{fb}}{1 + h_{ob} R_L}$

where $R_L' = R_L || R_E$
 $A_I = -0.977 = 5.45 \text{ k}\Omega$

Op resistance, $R_i = h_{ib} h_{re} A_I R'_L = 20.45 \text{ }\Omega$

Overall Op resistance, $R_i' = R_i || R_E = 20.36 \text{ }\Omega$

Voltage gain, $A_V = A_I \frac{R'_L}{R_i} = -260$

Overall Voltage gain, $A_{V5} = A_V \cdot \frac{R_i'}{R_i' + R_L} = -5.18$

Overall current gain $A_{I5} = \frac{I_L}{I_S} = \frac{R_L}{R_E} \times \frac{I_C}{I_E} \times \frac{I_E}{I_S} = \frac{R_E}{R_E + R_L} \times (1 - A_I) \times \frac{R_E}{R_E + R_i} = 0.442$





O/p Resistance, $R_o = \frac{1}{h_{ob} - \frac{h_{fb} h_{re}}{h_{ib} + R'_s}} \quad \text{where } R'_s = R_S || R_E = 833.33 \Omega \\ = 1.21 \text{ M}\Omega$

Overall O/p Resistance, $R_o' = R_o || R_L = 5.425 \text{ k}\Omega$

BI POLAR JUNCTION TRANSISTOR, TRANSISTOR BIASING AND STABILIZATION

The Junction Transistor

- A junction transistor consists of a silicon (or germanium) crystal in which a layer of n-type silicon is sandwiched b/w two layers of p-type silicon.
- Alternatively, a transistor may consist of p-type b/w two layers of n-type material.
- In the former case the transistor is referred to as a p-n-p transistor, & in the later case, as an n-p-n transistor.
- The semiconductor sandwich is extremely small and is hermetically sealed against moisture inside a metal or plastic case.



p-n-p type

n-p-n type



circuit representation of p-n-p & n-p-n transistors

- The 3 portions of a transistor are known as emitter, base, and collector.
- The arrow of the emitter lead specifies the direction of current flow when the emitter-base junction is biased in forward direction.
- In both cases, the emitter, base, and collector currents are I_E , I_B and I_C respectively, all into the transistor.


→ The symbols V_{EB} , V_{CB} & V_{CE} are the emitter-base, collector-base, and collector-emitter voltages, respectively.

→ Potential Distribution through a Transistor

↳ Considers a p-n-p transistor with voltage sources which serve to bias the emitter-base junction in the forward direction & the collector-base junction in the reverse direction.



Potential barriers at the junction of unbiased transistor



Emitter (P-type) Base (N-type) Collector (P-type)
Potential variation through the transistor under biased conditions.

→ In the absence of applied voltage, the potential barriers at the junctions adjust themselves to the height V_0 required so that no current flows across each junction. ($P_{p0} = P_{n0} \exp(V_0/kT)$)

→ If now external potentials are applied, these voltages appear essentially across the junctions.


→ Hence forward biasing of emitter-base junction lowers the emitter-base potential barrier by $|V_{EB}|$, whereas reverse biasing of the collector-base junction increases the collector-base potential barrier by $|V_{CB}|$.

→ The lowering of emitter-base barrier permits the emitter current to increase, & holes are injected into the base region.

→ The potential is const. across the base region, & the injected holes diffuse across the N-type material to the collector-base junction.

→ The holes which reach this junction fall down the potential barrier, & are therefore collected by collector.

Transistor Current Components



- The emitter current components I_E consists of hole current I_{PE} (holes crossing from emitter into base) and electron current I_{NE} (electrons crossing from base into the emitter).
- The ratio of hole to electron currents I_{PE}/I_{NE} , crossing the emitter junction is proportional to the ratio of the conductivity of p-material to that of n-material.
- In a commercial transistors the doping of emitter is made much larger than the doping of the base
- This feature ensures (in a p-n-p transistor) that the emitter current consists almost entirely of holes, since the current which results from electrons crossing the emitter junction from base to emitter does not contribute carriers which can reach the collector.
- Not all the holes crossing the emitter junction I_E reach the collector junction I_C because some of them combine with the electrons in the n-type base.
- If I_{PC} is the hole current at I_C , there must be a bulk recombination current $I_{PE}-I_{PC}$ leaving the base (actually, electrons enter the base region through the base lead to supply those charges which have been lost by recombination with the holes injected into the base across I_E).

- If the emitter were open-circuited so that $I_E = 0$, then I_{pc} would be zero.
- Under these circumstances, the base & collector would acts as a reverse-biased diode, & the collector current I_c would equal the reverse saturation current I_{co} .
- If $I_E \neq 0$, then $I_c = I_{co} - I_{pc}$
- For a p-n-p transistor I_{co} consists of holes moving across J_c from left to right (base to collector) & electrons crossing J_c in the opposite direction.
- Since the assumed reference direction for I_{co} is from right to left, for a p-n-p transistor, I_{co} is negative.
- For an n-p-n transistor I_{co} is positive.

- Emitter Efficiency γ

- ↳ The emitter or injection efficiency γ is defined as $\gamma = \frac{\text{current of injected carriers at } J_E}{\text{total emitter current}}$

- In the case of p-n-p transistors,

$$\gamma = \frac{I_{pe}}{I_{pe} + I_{ne}} = \frac{I_{pe}}{I_E}$$

where I_{pe} is injected hole diffusion current at emitter junction & I_{ne} is injected electron diffusion current at emitter junction.

- Transport Factor β^*

- ↳ The transport factor β^* is defined as

$$\beta^* = \frac{\text{injected carrier current reaching } J_c}{\text{injected carrier current at } J_E}$$

- In case of p-n-p transistors,

$$\beta^* = \frac{I_{pc}}{I_{pe}}$$

- Large Signal Current Gain α

- ↳ The ratio of the -ve of the collector-current increment to the emitter-current change from zero (cutoff) to I_E as the large-signal current gain of a common-base transistor.

$$\alpha \equiv -\frac{I_C - I_{CO}}{I_E}$$

- since I_C & I_E have opposite signs, α is always +ve.
- Typical numerical values of α lie in the range of 0.90 to 0.995.

$$\alpha = \frac{I_{PC}}{I_E} \quad (\because I_C = I_{CO} - I_{PC})$$

$$= \frac{I_{PC}}{I_{pE}} \cdot \frac{I_{pE}}{I_E}$$

$$\therefore \alpha = \beta^* \gamma \quad (\beta^* = \frac{I_{PC}}{I_{pE}} \text{ & } \gamma = \frac{I_{pE}}{I_E})$$

→ α^* is the ratio of total current crossing T_c to the hole current (for a p-n-p transistor) arriving at the junction.

→ For most transistors, $\alpha^* = 1$

→ α is not a const., but varies with emitter current I_E , collector voltage V_{CB} , & temperature.

→ If the transistor is in active region (i.e. its emitter is forward-biased & collector is reverse-biased), the collector current is given by

$$I_C = -\alpha I_E + I_{CO} \quad \text{--- (1)}$$

→ In active region the collector current is essentially independent of collector voltage & depends only upon the emitter current.


→ To generalize the above equation (1), we need to replace I_{CO} by the current in a p-n diode (that consisting of base & collector regions).

$$I_C = -\alpha I_E + I_{CO} (1 - \exp(V_C/V_T)) \quad \text{--- (2)}$$

where the symbol V_C represents the drop across J_C from the p to the n side.

→ If V_C is negative & has a magnitude large compared with V_T then (2) reduces to (1)

The Transistor as an Amplifier



→ A small-voltage change ΔV_i b/w emitter & base causes a relatively large emitter-current change ΔI_E .

- We define a symbol α' that is fraction of the current change which is collected & passes through R_L
- The change in op voltage across the load resistor $\Delta V_o = \alpha' R_L \Delta I_E$ may be many times the change in i/p Voltage ΔV_i

→ Under these conditions, the voltage amplification $A = \frac{V_o}{\Delta V_i}$ will be greater than unity, & transistor acts as an amplifier.

- If the dynamic resistance of emitter junction is r_e' then $\Delta V_i = r_e' \Delta I_E$ &

$$A = \frac{\alpha' R_L \Delta I_E}{r_e' \Delta I_E} = \frac{\alpha' R_L}{r_e'}$$

$$\rightarrow r_e' = \frac{26}{I_E} \quad (\because r_e = \frac{n V_T}{I} = \frac{26}{I} \text{ for } n=1 \text{ at room temperature, } I \text{ in mA})$$

where I_E is quiescent emitter current in mAs

→ If $r_e' = 40\Omega$, $\alpha' = -1$ & $R_L = 3000\Omega$, then $A = -75$

→ It is clear that current in the low-resistance op-amp circuit is transferred to high-resistance op-amp circuit.

→ The word "transistor" which originated as a contraction of "transfer resistor" is based upon the above physical picture of the device.

→ The transistor provides power gain as well as voltage or current amplification.

→ The Parameter α'

↪ α' is defined as the ratio of change in collector current to change in emitter current at const. collector-to-base voltage & is called the small-signal forward short-circuit current transfer ratio or gain

→ Specifically $\alpha' = \left. \frac{\Delta I_C}{\Delta I_E} \right|_{V_B}$ on the assumption that α is independent of I_E


→ From (1), $\alpha' = -\alpha$

Transistor Construction

→ Five basic techniques have been developed for the manufacture of diodes, transistors & other semiconductor devices.


→ They are: grown, alloy, electro-chemical, diffusion, or epitaxial

↳ Grown Type



→ It is made by drawing a single crystal from a melt of silicon or germanium whose impurity concentration is changed during the crystal-drawing operation by adding n- or p-type atoms as required.

↳ Alloy Type



→ This technique, also called the planar construction.

→ The center (base) section is a thin wafer of n-type material.

→ Two small dots of indium are attached to opposite sides of wafer.

→ The whole structure is heated for a short time to a high temperature, above the melting

point of indium but below that of germanium.

→ The indium dissolves the germanium beneath it & forms a saturation solution.

→ On cooling, the germanium in contact with the base material recrystallizes with enough indium concentration to change it from n type to p type.

→ The collector is made larger than the emitter, so that the collector subtends a large angle as viewed from the emitter.


→ Because of this geometrical arrangement, very little emitter current follows a diffusion path which carries it to the base rather than to the collector.

↳ Electrochemically Etched Type

→ This technique consists in etching depressions on opposite sides of a semiconductor wafer in order to reduce the thickness of the base section.

→ The emitter & collector junctions are then formed by electroplating a suitable metal into the depression areas.

→ This type of device, also referred to as a surface-barrier transistor, is no longer of commercial importance.



→ This technique consists in subjecting a semiconductor wafer to gaseous diffusions of both n- & p-type impurities to form both the emitter & the collector junctions
→ In this process, the base -

collectors junction area is determined by a diffusion mask which is photoetched just prior to the base diffusion.


→ The emitter is then diffused on the base, & a final layer of silicon dioxide is thermally grown over the entire surface.

→ Because of passivating action of this oxide layer, most surface problems are avoided & very low leakage currents result.

→ There is also an improvement in the current gain at low currents & in the noise figure.

↳ Epitaxial Type


→ The epitaxial technique consists in growing a very thin, high-purity, single crystal layer of silicon or germanium on a heavily doped substrate of same material.



→ This augmented crystal forms the collector on which the base & emitter may be diffused.

Common-Base Configuration

- Many different families of characteristic curves can be uniquely drawn depending upon which two parameters are chosen as independent variables.
- In the case of the transistor, it turns out to be most useful to select the i_p current & o_p voltage as the independent variables.
- The o_p current & i_p voltage are expressed graphically in terms of the independent variables.




→ We may completely describe the transistors of common base configuration by the following 2 relations, which give the i/p voltage V_{EB} & o/p current I_c in terms of the o/p voltage V_{CB} & i/p current I_E :

$$V_{EB} = \phi_1(V_{CB}, I_E) \quad \text{--- (1)}$$

$$I_c = \phi_2(V_{CB}, I_E) \quad \text{--- (2)}$$


↓

This equation is read, " I_c is some function ϕ_2 of V_{CB} & I_E "



→ This is a plot of collector current I_c versus collector-to-base voltage drop V_{CB} , with emitter current I_E as a parameter for a typical p-n-p germanium transistor represents the relation $I_c = \phi_2(V_{CB}, I_E)$

→ These curves are known as the o/p or collector static characteristics.



→ This is a plot of emitter-to-base voltage V_{eb} versus emitter current I_e , with collector-to-base voltage V_{CB} as a parameter for a typical p-n-p germanium transistor represents the relation $V_{eb} = \phi_1(V_{CB}, I_e)$

→ This set of curves is referred to as i/p or emitter static characteristics.

The Early Effect

- An increase in magnitude of collector voltage increases the space-charge width at the np junction diode. Such action causes the effective base width W to decrease, this phenomenon is known as Early Effect
- This decrease in W has 2 consequences:

- 1) There is less chance for recombination within the base region. Hence the transport factor β^* is also increase with an increase in magnitude of collector junction voltage.
- 2) The charge gradient is increased within the base & consequently, the current of minority carriers injected across the emitter junction increases.

The Input Characteristics

- It is easy to understand the i/p & o/p characteristics if we consider that transistor consists of two diodes placed in series "back to back" (with the two cathodes connected together) . . .
- In active region the i/p diode (emitter-to-base) is biased in forward direction.
- The i/p characteristics represents the forward characteristic of emitter-to-base diode for various collector voltages.
- There exists a cutin, offset, or threshold voltage V_T , below which the emitter current is very small.
- In general, V_T is approximately 0.1 V for germanium transistors & 0.5 V for silicon.
- By Early effect, an increase in magnitude of collector voltage will cause the emitter current to increase, with $|V_{CB}|$ held const.
- Thus the curves shift downward as $|V_{CB}|$ increases.
- When the collector is shorted to the base, the emitter current increases for a given V_{EB} since the collector now removes minority carriers from the base, & hence the base can attract more holes from emitter.
- This means that the curve with $V_{CB} = 0$ is shifted downward from the collector characteristic named " V_{CB} open"

The Output Characteristics

- The collector-to-base diode is normally biased in reverse direction.
- If $I_E = 0$, the collector current $I_C = I_{C0}$
- For other values of I_E , the off-diode reverse current is augmented by the fraction of the ip-diode forward current which reaches the collector.
- I_{C0} is -ve for a p-n-p transistor & +ve for a n-p-n transistor.

Active Region

- In this region the collector junction is biased in the reverse direction & the emitter junction in the forward direction.
- Consider first that the emitter current is zero. Then the collector current is ~~zero~~ & equals the reverse saturation current I_{C0} (MAs for Ge & nAs for Si) of collector junction considered as a diode.
- Suppose now that a forward emitter current I_E is caused to flow in the emitter circuit. Then a fraction α of this current will reach the collector, voltage & I_C is therefore given by $I_C = \alpha I_E$.
- In active region, the collector current is essentially independent of collector voltage & depends only upon the emitter current.
- Because of Early effect, there is a small (perhaps 0.5%) increase in $|I_C|$ with $|V_{CB}|$.
- Because α is less than, but almost equal to unity, the magnitude of collector current with small changes is (slightly) less than that of emitter current.

Saturation Region


- The region to the left of the ordinate $V_{CB} = 0$, & above $I_E = 0$ characteristics in which both emitter & collector junctions are forward-biased, is called saturation region.
- For a forward bias, I_C increases exponentially with voltage according to the diode relationship $I_C = a_{21}[\exp(V_{CE}/V_T) - 1] + a_{22}[\exp(V_C/V_T) - 1]$

- A forward bias means that the collector p material is made +ve w.r.t. base n side, & hence the hole current flows from p-side to n-material.
- The hole flow corresponds to a +ve change in collector current. Hence the collector current increases rapidly.
- I_c may even become +ve if the forward bias is sufficiently large.

Cutoff Region

↳ The region below & to the right of $I_E = 0$ characteristic, for which the emitter & collector junctions are both reverse-biased, is referred to as cutoff region.

The Common-Emitter Configuration




→ Most transistor chks have the emitter, rather than base, as the terminal common to both i/p & o/p.

→ In common-emitter configuration, the i/p current & o/p voltage are taken as independent variables, whereas the i/p voltage & o/p current are the dependent variables

$$V_{BE} = f_1(V_{CE}, I_B) \quad \text{--- ①}$$


$$I_C = f_2(V_{CE}, I_B) \quad \text{--- ②}$$

- ① represents the family of i/p characteristic curves
- ② represents the family of o/p characteristic curves



common-emitter i/p characteristics
of p-n-p germanium transistor

Base current I_B , mA



Common-emitter o/p characteristics
of a p-n-p germanium transistor
 $V_{CC} = 10V, R_L = 500\Omega$

The Input Characteristics

- The abscissa is the base current I_B , the ordinate is the base-to-emitter voltage V_{BE} , & the curves are drawn for various values of collector-to-emitter voltage, V_{CE} .
- In general, increasing $|V_{CE}|$ with const. V_{BE} causes a decrease in base width W (the Early Effect) & results in a decreasing recombination base current.
- The i/p characteristics for silicon are similar to that of germanium. The only notable difference in the case of silicon is that curves break away from zero current in the range 0.5 to 0.6 V, rather than in range 0.1 to 0.2 V as in germanium.

The Output Characteristics

- This family of curves may be divided into three regions ; the active region, the cut off and the saturation regions
- In active region, the collector junction is reverse biased & the emitter junction is forward biased.
- The active region is the ^{area to the} right of the ordinate $V_{CE} = \text{a few tenths of a volt}$ & above $I_B = 0$
- In this region the transistor's o/p current responds most sensitively to an i/p signal. So if the transistor is to be used as an amplifying device without appreciable distortion, it must be restricted to operate in this region.

- The base current is $I_B = -(I_C + I_E) \Rightarrow I_E = -I_B - I_C$
- We have $I_C = -\alpha I_E + I_{C0}$
- Combining these equations

$$I_C = -\alpha(-I_B - I_C) + I_{C0}$$

$$I_C(1-\alpha) = \alpha I_B + I_{C0}$$

$$\Rightarrow I_C = \frac{I_{C0}}{1-\alpha} + \frac{\alpha I_B}{1-\alpha}$$

Cutoff Region

- We have $I_C = -\alpha I_E + I_{C0}$

- From CE configuration, if $I_B = 0$, then $I_E = -I_C$

$$\therefore I_C = -I_E = \frac{I_{C0}}{1-\alpha} \equiv I_{CEO}$$

- The actual collector current with collector junction reverse biased & base open-circuited is designated by the symbol I_{CEO}

- Even in the neighbourhood of cutoff, α may be as large as 0.9 for germanium, then $I_C \approx 10 I_{C0}$ at zero base current.

- So in order to cut off the transistor it is not enough to reduce I_B to zero. Instead, it is necessary to reverse-bias the emitter junction slightly.

- We shall define cutoff as the condition where the collector current is equal to the reverse saturation current I_{C0} & the emitter current is zero.

- In silicon, at collector currents of the order of I_{C0} it is found that α is very nearly zero because of recombination in the emitter junction transition region.

- Hence even with $I_B = 0$, we find that $I_C = I_{C0} = -I_E$ so that the transistor is still very close to cutoff.

- In silicon, cutoff occurs at $V_{BE} \approx 0V$, corresponding to a base short-circuited to the emitter.

- In summary, cutoff means that $I_E = 0$, $I_C = I_{C0}$, $I_B = -I_C = -I_{C0}$ & V_{BE} is a reverse voltage whose magnitude is of order of 0.1V for germanium & 0V for a silicon transistor.

T Reverse Collector Saturation Current I_{CBO}

- The collector current in a physical transistor (a real, non idealized, or commercial device) when the emitter current is zero is designated by the symbol I_{CBO} .
- Two factors cooperate to make $|I_{CBO}|$ larger than $|I_{C0}|$.
 - 1) There exists a leakage current which flows, not through the junction, but around it & across the surfaces. The leakage current is proportional to the voltage across junction.
 - 2) New carriers may be generated by the collision in the collector junction transition region, leading to avalanche multiplication of current & eventual breakdown.
- At 23°C , I_{CBO} for a Ge transistor whose power dissipation is in the range of some hundreds of milliwatts is of the order of mA s & for a Si transistor I_{CBO} is the range of μA s
- The temperature sensitivity of I_{CBO} in silicon is approx. by same as that of germanium.
- It is found that the temp. coefficient of I_{CBO} is 8% / $^\circ\text{C}$ for Ge & 6% / $^\circ\text{C}$
- Using 7% as an average value & since $(1.07)^0 = 2$ we see that I_{CBO} approx. by doubles for every 10°C increase in temperature for both Ge & Si.
- Because of lower absolute value of I_{CBO} in silicon, these transistors may be used up to about 200°C , where Ge transistors are limited to about 100°C .

The CE Saturation Region

- The saturation region may be defined as the one where the collector junction (as well as emitter junction) is forward biased.
- In this region bottoming occurs, $|V_{CE}|$ drops to a few tenths of a volt, & collector current is approx. by independent of base current, for given values of V_{CC} & R_L .
- In saturation, the collector current is nominally V_{CC}/R_L , & since R_L is small, it may be necessary to

Keep V_{CE} correspondingly small in order to stay within the limitations imposed by the transistors on maximum current & dissipation.

Saturation Resistance:- For a transistor operating in the saturation region, a quantity of interest is the ratio $V_{CE(sat)} / I_C$.

→ This parameter is called the common-emitter saturation resistance, variously abbreviated R_{CS} , R_{CES} , or $R_{CE(sat)}$.

→ To specify R_{CS} properly, we must indicate the operating point at which it was determined.

Saturation Voltages:- Manufacturers may specify R_{CS} for several values of I_B or they may supply curves of $V_{CE(sat)}$ & $V_{BE(sat)}$ as functions of I_B & I_C .

→ The saturation voltage $V_{CE(sat)}$ depends not only on operating point, but also on semiconductor material (Ge or Si) & on the type of transistor construction.


→ Ge transistors have lower values for $V_{CE(sat)}$ than Si.

→ Alloy Junction & epitaxial transistors give the lowest values for $V_{CE(sat)}$ (corresponding to about 1Ω saturation resistance), whereas grown-junction transistors yield the highest.

→ Typical values of the temp. coefficient of saturation voltages are $\sim -2.5 \text{ mV}/^\circ\text{C}$ for $V_{BE(sat)}$ & approx. one-tenth of this value for $V_{CE(sat)}$ for either Ge or Si.

The dc current gain h_{FE} :- A transistor parameter of interest is the ratio I_C/I_B , where I_C is collector current & I_B is the base current.

→ The quantity is designated by B_{DC} or h_{FE} , & is known as dc beta, the dc forward current transfer ratio, or dc current gain.



2N4449
to
 $V_{CE} = 0.1 \text{ V}$
 $I_B = 0.05 \text{ mA}$

- In the saturation region, the parameter h_{FE} is a useful number & one which is usually supplied by the manufacturer when a switching transistor is involved.
- Commercially available transistors have values of h_{FE} that covers the range from 10 to 150 at collector currents as small as 5 mA & as large as 30 A

Tests for Saturation:

- 1) If I_c & I_B can be determined independently from the ckt under consideration, the transistor is in saturation if $|I_B| \geq |I_c|/h_{FE}$.
- 2) If V_{CB} is determined from the ckt configuration & its this quantity is +ve for a p-n-p transistor (or -ve for an n-p-n), transistor is in saturation.

The Common-Collector Configuration


The ckt is basically the same as the CE configuration except that the load resistor is in emitter ckt rather than in collector ckt.

→ If we specify the operating point for that common-collector is more or less the same as for the common-emitter configuration.

→ When base current is I_{C0} , the emitter current will be zero & no current will flow in the load.

→ When base current As the transistor is brought out of this back-biased condition by increasing the magnitude of the base current, the transistor will pass through the active region & eventually reach saturation.

→ In this condition all the supply voltage, except for a very small drop across the transistor, will appear across the load.



Large-Signal, DC & Small-Signal CE Values of Current Gain

$$\rightarrow \text{We define } \beta = \frac{\alpha}{1-\alpha}$$

$$\& \text{Replacing } I_{CO} \text{ by } I_{CBO} \text{ in } I_C = \frac{\alpha I_B}{1-\alpha} + \frac{I_{CO}}{1-\alpha}$$

$$I_C = \beta I_B + (1+\beta) I_{CBO}$$

$$\Rightarrow \beta = \frac{I_C - I_{CBO}}{I_B - (1 - I_{CBO})}$$

- In off-region CE We define cutoff to mean that $I_E = 0$, $I_C = I_{CBO}$ & $I_B = -I_{CBO}$
- Consequently β gives the ratio of collector-current increased to the base current change from cutoff to I_B
 - Hence β represents the large-signal current gain of a common-emitter transistor.
 - In CE saturation region, we define the dc current gain by $\beta_{DC} = \frac{I_C}{I_B} \approx h_{FE}$
 - h_{FE} is most useful in determining whether or not a transistor is in saturation.

Comparison of Transistor Configurations

Characteristic	Common Base	Common Emitter	Common Collector
I _P resistance	Very low (20Ω)	Low ($1k\Omega$)	High ($500k\Omega$)
O/P resistance	Very high ($1M\Omega$)	High ($40k\Omega$)	Low (50Ω)
I _P current	I _E	I _B	I _B
O/P current	I _C	I _C	I _E
I _P voltage applied b/w	Emitter & Base	Base & Emitter	Base & Collector
O/P voltage applied b/w	Collector & Base	Collector & Emitter	Emitter & Collector
current amplification factor	$\alpha_{DC} = \frac{I_C}{I_E}$	$\beta_{DC} = \frac{I_C}{I_B}$	$\frac{I_E}{I_B}$
Current gain	Less than unity	High (20 to few hundred)	High (20 to few hundred)
Voltage gain	Medium	Medium	Low
Applications	As a i/p stage of multistage amplifier	For audio signal amplification	For impedance matching

Typical Transistor Junction Voltages



	V _{CE(sat)}	V _{BE(sat)}	V _{BE(active)}	V _{BE(cut-in)} = V _T	V _{BE(cutoff)}
Si	0.3	0.7	0.6	0.5	0.0
Ge	0.1	0.3	0.2	0.1	-0.1

at $25^\circ C$

Transistor Biasing & Thermal Stabilization

Operating Point:-

- In transistor characteristics, the transistor functions most linearly when it operates in active region.
- To establish an operating point in this region it is necessary to provide appropriate direct potentials & currents, using external sources.
- Once an operating point Q is established, time-varying excursions of i/p signal (base current) should cause an o/p signal (Collector voltage or collector current) of same waveform.
- If the o/p is not a faithful reproduction of i/p signal, the operating point is unsatisfactory & should be relocated on collector characteristics.
- Even if we are free to choose R_C , R_L , R_B & V_{CC} , we may not operate the transistors everywhere in the active region because various transistors ratings limit the range of useful operation.
- These ratings are max. collector dissipation $P_c(\text{max})$, max. collector voltage $V_{CE(\text{max})}$, max. collector current $I_{C(\text{max})}$ & min. emitter-to-base voltage $V_{EB(\text{min})}$



I_C & ac Load lines

- Since capacitors are open circuited under dc condition, the dc or static load line of cat represents relation b/w I_C & V_{CE} with a slope of $-\frac{1}{R_C}$

- If $R_b = \infty$ & if i/p signal (base current) is large & symmetrical, we must locate operating point Q_1 at the center of load line.
- In this way collector voltage & current may vary approximately symmetrically around the quiescent values V_c & I_c respectively.
- If $R_b \neq \infty$, an ac or dynamic load line must be considered.
- Since the capacitors act as short ckt's at the i/p signal freq., the effective load R_L' at collector becomes R_C in parallel with R_L .
- Now, ac or dynamic load line is defined as line which passes through the dc operating point Q_1 , & has a slope equal to $\frac{1}{R_L'}$ corresponding to collector load $R_L' = R_C || R_L$ under ac conditions.

The Fixed-bias Ckt:

→ The point Q_2 can be established by noting the required current I_{B2} & choosing the resistance R_B so that base current is equal to I_{B2} $\therefore I_B = \frac{V_{CC} - V_{BE}}{R_B} = I_{B2}$

→ The voltage V_{BE} is approximately 0.2V for Ge & 0.6V for a Si transistor in active region.

→ Since V_{CC} is usually much larger than V_{BE}

$$I_B = \frac{V_{CC}}{R_B}$$

→ The current I_B is const. & network is called fixed-bias ckt.


→ The selection of an operating point Q depends upon a no. of factors. They are ac & dc loads on the stage, available power supply, max. transistor rating, peak signal excursions to be handled by stage, & the tolerable distortion.

Bias Stability

→ There are some problems of maintaining the operating point stable.

→ Let us consider the fixed bias ckt. in which the base current I_B is kept const. since $I_B = \frac{V_{CC}}{R_B}$

→ Let us assume that the transistor is replaced by another of same type with β greater for replacement transistor.





- The op characteristics increase or decrease (for equal changes in I_B) as β increases or decreases.
- Since I_B is maintained const. at I_{B2} by external biasing ckt. it follows that the operating point move to Q_2
- The new operating point may be completely unsatisfactory.

- We now conclude that maintaining I_B const will not provide operating-point stability as β changes.
- So I_B should be allowed to change as to maintain I_C & Vce const as β changes.

Thermal Instability

- Second important cause for bias instability is a variation in temperature.
- I_C doubles for every 10°C rise in temp. which may cause considerable practical difficulty in using a transistor as a ckt element.
- The collector current I_C causes the collector-junction temp. to rise, which in turn increases I_C . As a result of growth of I_C , I_C will increase, which may further increase junction temp. & consequently I_C .
- This succession of events becomes cumulative, so that the ratings of transistor are exceeded & the device burns out.
- Even if above changes does not take place, it is possible for a transistor which is biased in active region to find itself in saturation region as a result of this operating point instability.
- If $I_B = 0$ then $I_C = \frac{I_C}{1-\alpha}$. As temp. increases I_C increases, the $I_B=0$ line in CE characteristics will move upward.
- The characteristics for other values of I_B will also move upward by the same amount (provided β is nearly const) & consequently the operating point will move if I_B is forced to remain const.



The Stability Factor S

- In biasing a transistor in active region we should maintain the operating point stable by keeping I_c & V_{CE} const.
- The techniques used to do so may be classified in 2 categories: 1) Stabilization techniques & 2) Compensation techniques.
- Stabilization techniques refer to use of resistive biasing ckt's which allow I_B to vary so as to keep I_c relatively const. with variations in I_{CO} , β & V_{BE} .
- Compensation techniques refer to use of temperature-sensitive devices such as diodes, transistors, thermistors, which provide compensating voltages & currents to maintain operating point const.
- Stability factor S is defined as the rate of change of collector current w.r.t. reverse saturation current, keeping β & V_{BE} const.

$$S = \frac{\partial I_c}{\partial I_{CO}} \approx \frac{\Delta I_c}{\Delta I_{CO}}$$

→ S cannot be smaller than unity.

→ The larger the value of S , the ckt is more likely to exhibit thermal instability.

→ Other stability factors may also be defined as $\frac{\partial I_c}{\partial \beta}$ & $\frac{\partial I_c}{\partial V_{BE}}$

→ In active region $I_c = (1 + \beta) I_{CO} + \beta I_B$



→ Differentiate I_c w.r.t I_c considering β const. with I_c then

$$1 = \frac{1 + \beta}{S} + \beta \frac{dI_B}{dI_c}$$

$$\Rightarrow S = \frac{1 + \beta}{1 - \beta \left(\frac{dI_B}{dI_c} \right)}$$

→ For fixed bias ckt I_{in} is independent of I_c . Hence the stability factor $S = 1 + \beta$

→ Self-Bias, Emitter Bias or Voltage-Divide Bias



By use of
Thévenin's
theorem

→ A ckt which can be used even if there is zero dc resistance in series with collector terminal is self-biasing configuration.

→ The current in resistance R_e in emitter lead causes a voltage drop which is in the direction to reverse bias the emitter junction.

→ Since emitter junction must be forward-biased, the base voltage is obtained from supply through R_1, R_2 network.

→ $R_b = R_1 \parallel R_2 \rightarrow 0$, then base to ground voltage V_{BN} is independent of I_C . For best stability R_1 & R_2 must be kept as small as possible.

→ As I_C tends to increase, the current in R_e increases
→ As a consequence of increase in voltage drop across R_e , the base current is decreased. Hence β_c will increase less than it would had been with no self-biasing resistor R_e .

Stability Factor, S

$$V = \frac{R_2}{R_1 + R_2} V_{CC} \quad R_b = \frac{R_2 R_1}{R_1 + R_2}$$

$$V = I_B R_b + (I_B + I_C) R_e + V_{BE}$$

$$\Rightarrow I_B = \frac{V - V_{BR} - I_C R_e}{R_b + R_e} \Rightarrow \frac{dI_B}{dI_C} = -\frac{R_e}{R_e + R_b}$$

$$S = \frac{1 + \beta}{1 - \beta \frac{dI_B}{dI_C}} = \frac{1 + \beta}{1 + \beta \frac{R_e}{R_e + R_b}} = \frac{(1 + \beta) R_e + R_b}{R_e + R_b + \beta R_e}$$

$$= (1 + \beta) \frac{1 + R_b/R_e}{1 + \beta + R_b/R_e}$$

→ S varies b/w 1 for small R_b/R_e & $(1 + \beta)$ for $R_b/R_e \rightarrow \infty$

→ The smaller the value of R_b , the better the stabilization.

→ Stabilization Against Variations in V_{BE} and β for Self-Bias Circuit

- Two other sources of instability in I_C are due to variation of V_{BE} & β with temperature & with manufacturing tolerances in production of transistors.
- As temperature increases, $|V_{BE}|$ decreases at the rate of $2.5 \text{ mV}/\text{K}$ for both Ge & Si transistors.
- We neglect the effect of change of V_{CE} with temp., because this variation is very small.

Transfer Characteristic

$$V = I_B R_B + V_{BE} + (I_B + I_C) R_C$$

$$\Rightarrow V_{BE} = V - I_B (R_B + R_C) - I_C R_C$$


$$\rightarrow \text{We have } I_C = (1 + \beta) I_{C_0} + \beta I_B \Rightarrow I_B = \frac{I_C}{\beta} - \frac{(1 + \beta)}{\beta} I_{C_0}$$

$$\Rightarrow V_{BE} = V - \left(\frac{R_C}{\beta} - \frac{(1 + \beta)}{\beta} I_{C_0} \right) (R_B + R_C) - I_C R_C$$

$$\therefore V_{BE} = V + (R_B + R_C) \frac{\beta + 1}{\beta} I_{C_0} - \frac{R_B + R_C (1 + \beta)}{\beta} I_C$$

→ This equation represents a load line in $I_C - V_{BE}$ plane with intercept on V_{BE} axis is $V + V'$, where

$$V' = (R_B + R_C) \frac{\beta + 1}{\beta} I_{C_0} = (R_B + R_C) I_{C_0} \quad (\because \beta \gg 1)$$



→ The slope of load line is $\sigma = \frac{-\beta}{R_B + R_C (1 + \beta)}$
 $\&$ hence $|σ|$ increases with T because β increases with T .

→ The intersection of load line with transfer characteristic gives the collector current I_C .

Stability Factor S'

→ The variation of I_C with V_{BE} is given by the stability factor S' , denoted by $S' = \frac{\partial I_C}{\partial V_{BE}}$ where both I_{C_0} & β are considered const.

- For self bias let $V_{BE} = V + (R_b + R_e) \frac{\beta+1}{\beta} I_{C0} - \frac{R_b + R_e(1+\beta)}{\beta} I_C$
- Differentiating with V_{BE} on both sides with I_{C0} & β const
- $$1 = - \frac{R_b + R_e(1+\beta)}{\beta} S'$$
- $$\Rightarrow S' = \frac{-\beta}{R_b + R_e(1+\beta)} = \frac{-\beta \cdot S}{\beta + \beta} \frac{S}{R_b + R_e}$$
- As we reduce S towards unity, we can minimize the change of R_c w.r.t both V_{BE} & I_{C0}

The stability Factor S''

- The variation of I_C w.r.t β is given by stability factor S'' defined by $S'' = \frac{\partial I_C}{\partial \beta}$ where both I_{C0} & V_{BE} are considered const.

$$\rightarrow \text{For self bias let } N_{BR} = V + V' - \frac{R_b + R_e(1+\beta)}{\beta} I_C$$

$$\Rightarrow I_C = \frac{\beta(V + V' - V_{BE})}{R_b + R_e(1+\beta)}$$

where V' may be taken to be independent of β .

- On differentiating with β

$$\begin{aligned} S'' &= \frac{\cancel{\times V} \times V_{BE}}{\cancel{R_b + R_e(1+\beta)}} = \\ &= \frac{(V + V' - V_{BE})([R_b + R_e(1+\beta)] - \beta R_e)}{(R_b + R_e(1+\beta))^2} \\ &= \frac{(V + V' - V_{BE})}{R_b + R_e(1+\beta)} \frac{R_e + R_b}{R_b + R_e(1+\beta)} \\ &= \frac{I_C}{\beta} \cdot \frac{S}{(1+\beta)} \end{aligned}$$

- The change in collector current due to change in β 's

$$\Delta I_C = S'' \Delta \beta = \frac{I_C S}{\beta(1+\beta)} \Delta \beta$$

where $\Delta \beta = \beta_2 - \beta_1$ may represent a large change in β

$$\rightarrow S'' = \frac{I_{C2} - I_{C1}}{\beta_2 - \beta_1} = \frac{\Delta I_C}{\Delta \beta}$$

$$\rightarrow \text{We have } \frac{I_{C2}}{I_{C1}} = \frac{\beta_2}{\beta_1} \frac{R_b + R_e(1+\beta_1)}{R_b + R_e(1+\beta_2)} \quad (\because I_C = \frac{B(V + V' - V_{BE})}{R_b + R_e(1+\beta)})$$